This paper describes the development of a large-area hybrid pixel detector designed for timeresolved synchrotron x-ray scattering experiments where limited frames, with a high framing rate, is required. The fmal design parameters call for a 1024x1024 pixel array device with 150-micron pixels that is 100% quantum efficient for x-rays with energy up to 20 keV, with a framing rate in the microsecond range. The device will consist of a fully depleted diode array bump bonded to a CMOS electronic storage capacitor array with eight h m e s per pixel. The two devices may be separated by a x-ray blocking layer that protects the radiation-sensitive electronics layer fiom damage. The signal is integrated in the electronics layer and stored in one of eight CMOS capacitors. After eight h e s are taken, the data are then read out, using clocking electronics external to the detector, and stored in a RAM disk.
INTRODUCTION
Third-generation synchrotron sources like the 6-GeV European Synchrotron Radiation facility, the 7-GeV Advanced Photon Source (APS), and the 8-GeV Super Photon Ring will be able to generate hard x-ray flux densities that are many more orders more intense than existing synchrotron sources. These high intensity synchrotron x-ray sources have made it possible to perform x-ray diffraction and crystallography experiments on time scales sufficiently short (microseconds) that fundamental biological, chemical, and physical processes may be probed. With the proper detectors and techniques, time-resolved studies at synchrotron sources, such as the APS, should be able to study complicated interactions, such as those involving proteins acting upon substrates. For example, an exciting application that appears to be technically feasible with the flux available at the APS is microsecond resolved Laue diffraction from triggered proteins. 192 However, detectors capable of quantitatively imaging full two-dimensional diffraction patterns at MHz rates do not exist. Charge coupled device (CCD) based detectors are one of few devices capable of electronic storage of twodimensional digital data at reasonable storage rates. Due to the seriaVparalle1 readout of CCDs, their speed is generally limited to Hz rates or less if high dynamic range output is required. Limited parallelism in the readout scheme, whereby one has multiple serial registers that are read out in two directions, can increase the speed up to the M z rate?
In all these schemes, there is a limit on the number of output taps possible thus limiting the overall speed. Further most CCDs must be somehow coupled to an optical scintillator Rev. Sci. Instrum. 66 (9), September 1995 that requires several milliseconds to decay in intensity by a factor of thus, also limiting the readout of the device. Of all known detector technologies, only pixel array detectors (PADS), of the type now being explored for high energy physics applications4 and the device being discussed here? appear to be capable of operating at the required rates.
A PAD detector consists of an array of x-ray sensitive silicon pixels, each connected to its own storage and readout circuitry. The detector we envision will be a two layer device: an array of radiation-hard pixels that may be separated from an array of pixel electronics by a passive radiation blocking layer consisting of an array of electrical feedthroughs in a lead-glass substrate. The development of PAD detectors will allow large area time-resolved x-ray diffraction and crystallography studies. The PAD detectors would also be suitable for a wide variety of other x-ray imaging applications at storage-ring sources.
The goal is to develop a PAD that can frame a small number of frames at MHz rates. To be useful for macromolecular crystallography, the PAD should have at least 1000 x 1000 pixels, each with a dynamic range of 1000-10000. The design goals of the device are: 1) 1024x1024 pixels with 150-pm square pixels 2) Microsecond fkming rate for 8 h m e s of data 3) 5Ox1O6 electrondpixel well depth capacity 4) Noise less than 5k electrons 5) Up to 100% quantum efficient for x-rays with energy from 5-12 keV 6) Readout of 8 h m e s of data in 50 msecs 7) Radiation hard to lOI5 photons/secs, 104-105 second lifetime, for total dose.
In addition to these design goals, the device should also have low storage droop rates for long integration and slow readout application, and negligible frame-to-frame and pixelto-pixel crosstalk. The PAD consists of a x-ray sensitive fully depleted photodiode array bonded to a pixelated complementary metal oxide semiconductor (CMOS) electronics storage layer. These nvo layers may be coupled together by a x-ray blocking layer to protect the radiation sensitive CMOS electronics from damage. Each pixel in the CMOS layer has eight storage capacitors associated with it. Each pixel in the electronics layer integrates the current generated by the x-rays in the photodiode layer and stores it as a voltage in one of the eight capacitors. These capacitors are read out once all eight h m e s of data are stored.
The research consists of parallel efforts on the development of the CMOS layer, the photodiode-based detective layer, and the blocking layer. %'e have fabricated and tested three successive generations of the electronic storage layer. The devices were made using the 1.2 micron CMOS process offered by the MOSIS service of the Information Sciences Institute at the University of Southern California. The photodiode layer has been modeled, and a prototype is currently being fabricated. Several options for the blocking layer are also being investigated.
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I II. ELECTRONIC STORAGE LAYER
The final test CMOS device that has been fabricated consists of a 4x4 array of 150-pm2 pixels, in which each pixel has an AC-coupled input pad to which a negative step function of the voltage injects electrons into the electronics for the associated pixel, mimicking the output of a p-type photodiode. Figure 1 is a photograph of the prototype electronic storage layer. Figure 2 is a schematic of a single pixel in the electronic storage layer. The charge that appears n . . at the input node is integrated on the capacitor by the inverting amplifier. The voltage transfer function is shown in Figure 3 . This was measured for a test amplifier that had its input directly connected to a pin on the chip. The open loop gain of the amplifier, near the quiescent point, is 1900, resulting in a full-scale voltage swing for an input voltage change of less than 3 mV. The amplifier is capable of an output current of between 5 and 10 pA. Provided that the input current does not exceed these values, the input node voltage will be held between 0.925 and 0.928 V by the feedback. Neglecting this spread in voltages, the output voltage is Q/C+Vo, where C is the capacitance of the integrating capacitor (2.02 pF), and Vo is the input node voltage. The operating range of the amplifier is from this quiescent voltage to about 4.3 V, which gives a fill-well capaci of 3.3 V corresponding to a charge capacity of over 40x10 2 electrons. #en driving a 5 pF load, the amplifiers are capable of a slew rate of 0.6 V/p. The full load on the input amplifier is conservatively estimated to be 3 pF, it should be able to slew while maintaining the quiescent voltage of the input node at a rate of 1 V / p . This corresponds to a x-ray input rate of 3800 1ZkeV x-rays/p, and a minimum full-well integration time of 3.3 p. The integration capacitor is cleared by closing the input reset switch. This discharges the capacitor very rapidly, and, within 300 ns, the amplifier settles to its quiescent voltage.
With the input reset and the write-enable switches closed, the CMOS switches around the first storage capacitor are closed. The input reset switch is then opened, and the signal from the diode is integrated for the desired period of time. At the end of the integration period, the storage capacitor CMOS switches are opened, leaving the capacitor with the integrated voltage. The input reset is then closed, and the process is repeated for the other seven frames. During integration, the voltage for the other plate of the storage capacitor can be reset by one of two methods. One option is to close the grounding switch; this will store the full Q/C+Vo on the capacitor. The other option is to set the bottom voltage by closing the output reset switch. This uses the feedback quiescent voltage of the output amplifier, which is identical to the input amplifier, to store only Q/C on the capacitor.
During readout, the opposite procedure is used. With the write-enable switch open and the read-enable switch closed, the output amplifier is reset by closing its reset switch. The switch is then opened. The small charge injection that results causes the amplifier to slew to its top rail. The storage capacitor switch of the first capacitor is then closed, and the amplifier slews to a final voltage of Vo+Vl, where Vi is the charge stored on the storase capacitor, and Vo is the quiescent voltage of the output amplifier. The operational range of the output amplifier is from Vo (0.928V) to about 4.3 V.Thus, by storing the voltage on the capacitor using the output amplifier feedback method, it is possible to make use of the full voltage range of the amplifiers.
The circuit was tested using a Hewlett Packard 16500B pattern generator/logic analyzer, combined with an Analog Devices AD669 16-bit digital-to-analog P A C ) converter chip and a Burr-Brown ADC701 16-bit analog-to-digital (ADC) converter chip. The functional schematic is shown in Figure  4 . The DAC is set to a specific voltage between 0 and 5 V by the pattern generator. This signal is sampled by three Analog Devices SMP-11 sample and hold chips, which allows three signals to be multiplexed into the test chip (in order to test different pixels at the same time). The sample and hold signal is connected through an Analog Devices AD751 1 CMOS switch to a resistor to 5 V and a simple RC low-pass filter. Thus, by closing the switch, a step function from 5 V to the sample and hold voltage is generated at the input to the op-amp. The filter is used to limit the maximum current into the pixel. The op-amp is arranged as a simple follower, buffering this circuitry from the pin input of the chip. Likewise, the output pin of the chip is connected through an op-amp follower to the ADC chip. Figure 5 is plot of the input signal connected directly to the output buffering op-amp. The output is extremely linear with a nonlinearity that is less than the readout noise.
The individual pixels were tested by sequentially placing eight voltage steps on the input pin of the chip while opening and closing the pixel switches using the function generator. Each h e of the pixel was stepped through its entire range with several hundred repetitions at each input step value. The output as a fbnction of the input step size for the first frame of a typical pixel is shown in Figure 6 . There are no significant variations from pixel to pixel. The resulting nonlinearity is also displayed on the graph, which was less than one percent of full scale.
The pixel electronics noise is three x-ray counts and, outside of the region where saturation begins, is independent of the voltage step size. Likewise, the read noise of the test system was one count and independent of the signal value. These two noise sources, added in quadrature, corresponds to an electronic read noise of 2.8 counts, which in turn, corresponds to a noise of 1.6 12-keV x-ray photons. The performance of the test pixel. Below saturation, the output nonlinearity is always less than one percent.
Besides measuring the droop associated with each storage capacitor, the crosstalk between capacitors within a pixel was measured. For each crosstalk measurement, the capacitor to be studied was filled with one value, while the other seven capacitors were filled with another value. The value stored in the seven other capacitors was then changed for the next measurement while refilling the test capacitor with the same value. By changing the value in the other seven capacitors through the entire range of possible values, the dependence of each capacitor upon the values of the others was measured. The results for a typical test capacitor are shown in Figure 7 . The effect is less than one x-ray count for any capacitor for the fill range of possible values for all of the other capacitors. 
DIODE LAYER
The x-ray sensitive photodiode layer will be fabricated on a 300-pm-thick wafer of high-resistivity (> 5000 Q-cm) ntype silicon. The thickness of the layer was selected to limit the parallax for obliquely incident x-rays. Further this thickness also provides an absorption efficiency of 77% for normal incident 1ZkeV x-rays.
As shown in Figure 8 , the top surface of the diode is coated with a uniform metal coating over a uniform phosphor implant. The bottom surface consists of p-type implants on a 150-pm square grid; each of which is contacted to a metal pad that will be used for the bump bond to the electronics layer. A back-bias voltage of 70 V should be sufficient to filly deplete the 300-pn-thick diode. Thus, when an x-ray converts in the depleted region, the electron-hole pairs will be quickly separated with the holes being swept via the bonding pad to the electronics layer. The N-type diodes were selected in order to take advantage of two features in the material. First, the difference in mobility between electrons and holes (room temperature values of 0.14 and 0.05 m2/Vs, respectively allows full depletion at a much lower voltage than p-type material. Second, radiation damage will tend to positively charge the oxides between the pixels on the backside. This results in reduced crosstalk between pixels, whereas for p-type material, it would increase the surface leakage currents.
IV. BUMP-BONDING A N D RADIATION DAMAGE
The electronics layer will be bump bonded using standard bump-bonding techniques. Two different methods are under consideration. In the gold ball method, a modified wire bonder places a gold ball on each of the pads of one of the layers. The two pieces are then aligned and pressed planar AI contact together. With moderate heat, the gold balls will weld to the gold pads making electrical contact. For larger projects, the solder bump process will be used. Here, a solder bump is lithographically placed upon the bonding pads of each layer. The two pieces are then heated above the melting point of the solder, aligned, and pressed together. With care, it is possible to achieve a defect rate as low as one in three thousand, which translates into 333 bad connections in a onemillion-pixel device. The CMOS electronics layer is highly susceptible to radiation damage and must be shielded. Fortunately, the xrays with the highest probability of being absorbed in the oxide of the electronics layer are also those for which the detective layer is least transparent. A simple calculation shows that, for a 300-pm detective layer, the maximum absorption of x-rays in the electronic layer will occur at roughly 13.5 keV. At this energy, each x-ray incident upon the face of the detector will deposit 3~1 0 -~ rads in the oxide of the electronics layer. Thus, each pixel should be able to withstand about 3x109 incident photons before failure. Should the detector suffer from radiation damage to the electronics layer, an option to sandwich the two layers between a blocking layer is under investigation. One blocking layer under consideration consists of a lead-glass capillary plate with conducting feedthroughs that will be bump bonded on one side to the detective layer and, on the other side, to the electronics layer.
V. CONCLUSIONS
We are now in the process of bonding the 4x4 device to a prototype x-ray sensitive photodiode. This device will be evaluated for its performance. After the evaluation, the design will be scaled up to a lOOxl00 device. Such a device should allow us to investigate the difficulties of large scale integration and will, we hope, lead to a design for a fill 1024x1 024 device. Concurrently a VXI-based prototype memory module with two channels, each capable of storing 300 Mbytes of data at 20 MHdchannel, is being designed. Control electronics using pattern generators, sample hold circuitry, and digitizers to test the device are also under development.
